Integrated circuit power supply network transient analytical solving method based on multi-layer equivalent circuit model
Title：
Integrated circuit power supply network transient analytical solving method based on multi-layer equivalent circuit model
Application Number：
 200310115536
Application Date：
 2003/11/28
Announcement Date：
 2004/11/10
Pub. Date：
Publication Number：
 1545142
Announcement Number：
Grant Date：
Granted Pub. Date：
ApplicationType：
 Invention
State/Country：
 11[China|beijing]
IPC：
 G06F 17/50H01L 21/82
Applicant(s)：
 Tsinghua University
Inventor(s)：
 Hong Xianlong, Cai Yici, Pan Zhu
Key Words：
 multi-layer, equivalent circuit, Integrated circuit, power supply, transient analysis
Abstract：
 The inveniton is an transient analysis and solution method of IC power supply network based on a multilayer equivalent circuit model, containing a transient analysis method of power line/wire network based on DC analysis, and its character: it is a fast method: in accordance with the character of IC power line/wire network having a regular mesh structure, according to the basic idea of a multi-mesh method, it makes parameters R, L and C of the medium node RLC circuit in a circuit network and current source approximately equivalent to angular nodes of the circuit network, on the current level forms a crude circuit network layer composed of angular nodes only, makes the above operation layer by layer to form the final crude circuit network, then writes a linear equation group, utilizes the existing method to fast find voltage values of all the nodes of the equivalent circuit at the moment, and then by this, layer by layer restores and finds voltage values of all the combined nodes at the moment.
Claim：
Priority：
PCT：
LegalStatus：

Recommend this patent:
1 2 3 4 5
Average ( 0 votes):
                                                                          Recommended Patents>>

Relevancy information



Other Patents of Same Inventor

Over-all wiring method for standard units based on optimized time delay and key network techniques
Integrated circuit macro-module layout design based on module deformation and placement method
Integrated wiring method of standard units with carrying optimization of time delay based on considering coupling effect
Steiner tree method for O (nlogn) under 4-geometry
Right angle wiring tree method for wire length optimized obstacle passing
Analog circuit layout oriented symmetrical constraint extraction method based on graph isomorphism
Integrated circuit layout plan and buffer plan integrated layout method
Method for improving loading efficiency of container based on minimum freedom degree poriority principle
Rectangular steiner tree method of super large size integrated circuit avoiding barrier
Large-scale hybrid mode layout method based on virtual module
Time delay driving method of right angle Steiner tree under obstruction when making loose routing for standard units
High speed high precision transient simulation method able to process tree net hybrid power supply structure in VLSI
Generally distributing method of standant unit for eliminating crosstalk caused by coupling inductance
Integrated circuit module level distributing method based on module deformation and probability local search
Crosstalk eliminating loose routing method based on power/ground grid and row alignment
Transient state analyzing method for hierarchy power supply / earth cord network based on loose operations
Standard unit overall wiring method of multi-terminal network plug-in buffer optimizing delay
Automatic wiring method of analog integrated circuit based on multiple step length labyrinth algorithm
Fast method for analyzing IC wiring possibility



News & Events More>>

Last Update  
2008-4-17
  Selected patents owned by Tsinghua University filed in 2005 are loaded.
2008-3-31
  Selected patents owned by Tsinghua University filed in 2006 and 2007 are load.







Copyright 2008-2015 All Rights Reserved Patent License of China.      Designed by Easygo