Time delay driving method of right angle Steiner tree under obstruction when making loose routing for standard units
Title：
Time delay driving method of right angle Steiner tree under obstruction when making loose routing for standard units
Application Number：
 200310103046
Application Date：
 2003/10/31
Announcement Date：
 2004/10/27
Pub. Date：
Publication Number：
 1540554
Announcement Number：
 1240015
Grant Date：
 2006-2-1
Granted Pub. Date：
 2006-2-1
ApplicationType：
 2006-2-1
State/Country：
 11[China|beijing]
IPC：
 G06F 17/50
Applicant(s)：
 Tsinghua Univ.
Inventor(s)：
 Hong Xianlong, Jing Tong, Xu Jingyu
Key Words：
 Time delay, driving method, right angle, Steiner tree, obstruction, standard units
Abstract：
 Characters of the invention are: dividing set of vertex of each wire into sub sets; traversing set of vertex to obtain relation between two connected vertexes, carrying out time delay calculation by using time delay formula of solving minimum time delay tree; for obstructive route, looking up shortest distance between two obstructive points in advance by using improved Rubin method suitable to irregular grid, then carrying out time delay calculation; obtaining connected relation of vertexes of target Steiner tree accorded with minimum time delay; from bottom up, connection set of vertex step by step till final target Steiner tree. The invention considering both of minimized obstruction and time delay is capable of treating wire net with multiple end points or complex obstructive wire net.
Claim：
Priority：
PCT：
LegalStatus：

Recommend this patent:
1 2 3 4 5
Average ( 0 votes):
                                                                          Recommended Patents>>

Relevancy information



Other Patents of Same Inventor

Over-all wiring method for standard units based on optimized time delay and key network techniques
Integrated circuit macro-module layout design based on module deformation and placement method
Integrated wiring method of standard units with carrying optimization of time delay based on considering coupling effect
Steiner tree method for O (nlogn) under 4-geometry
Right angle wiring tree method for wire length optimized obstacle passing
Analog circuit layout oriented symmetrical constraint extraction method based on graph isomorphism
Integrated circuit layout plan and buffer plan integrated layout method
Method for improving loading efficiency of container based on minimum freedom degree poriority principle
Rectangular steiner tree method of super large size integrated circuit avoiding barrier
Integrated circuit power supply network transient analytical solving method based on multi-layer equivalent circuit model
Large-scale hybrid mode layout method based on virtual module
High speed high precision transient simulation method able to process tree net hybrid power supply structure in VLSI
Generally distributing method of standant unit for eliminating crosstalk caused by coupling inductance
Integrated circuit module level distributing method based on module deformation and probability local search
Crosstalk eliminating loose routing method based on power/ground grid and row alignment
Transient state analyzing method for hierarchy power supply / earth cord network based on loose operations
Standard unit overall wiring method of multi-terminal network plug-in buffer optimizing delay
Automatic wiring method of analog integrated circuit based on multiple step length labyrinth algorithm
Fast method for analyzing IC wiring possibility



News & Events More>>

Last Update  
2008-4-17
  Selected patents owned by Tsinghua University filed in 2005 are loaded.
2008-3-31
  Selected patents owned by Tsinghua University filed in 2006 and 2007 are load.







Copyright 2008-2015 All Rights Reserved Patent License of China.      Designed by Easygo