Integrated circuit module level distributing method based on module deformation and probability local search
Title：
Integrated circuit module level distributing method based on module deformation and probability local search
Application Number：
 200410030787
Application Date：
 2004/04/09
Announcement Date：
 2005/01/05
Pub. Date：
 2006/08/30
Publication Number：
 1560771
Announcement Number：
 1272736
Grant Date：
 2006-8-30
Granted Pub. Date：
 2006-8-30
ApplicationType：
 Invention
State/Country：
 11[China|beijing]
IPC：
 G06F 17/50
Applicant(s)：
 Tsinghua Univ.
Inventor(s)：
 Dong Sheqin, Hong Xianlong, Chen Song
Key Words：
 module deformation, probability local search, integrated circuit, module level, distributing method
Abstract：
 An integrated circuit module level distributing method based on module deformation and probability local search, pertains to the integrated circuit CAD field, which is characterized in that: it takes an original problem as a foundation, generates a series of simple distributing problems that approaches the original problem step by step through the module deformation, and then solves these problems step by step to obtain the answer to the original problem; in the successive approximation process, an approximate factor alpha is used to control the degree of the module deformation, which starts form the most simple approximate problem, takes the current answer as an initial answer of the next approximate problem, then successively solve this series of approximation problems by using the probability local searching method, until alpha=1, the size of each module is equal to the original size of each module, and the approximate problem is original problem. After the probability acception is introduced, line length of the distributing result is close; the area average and minimum all have greater improvement than the method only using module deformation; and the method has extensive industrial application value.
Claim：
Priority：
PCT：
LegalStatus：

Recommend this patent:
1 2 3 4 5
Average ( 0 votes):
                                                                          Recommended Patents>>

Relevancy information



Other Patents of Same Inventor

Over-all wiring method for standard units based on optimized time delay and key network techniques
Integrated circuit macro-module layout design based on module deformation and placement method
Integrated wiring method of standard units with carrying optimization of time delay based on considering coupling effect
Process for preparation of catalysts for catalytic decomposition of hydrogen iodide
Steiner tree method for O (nlogn) under 4-geometry
Right angle wiring tree method for wire length optimized obstacle passing
Analog circuit layout oriented symmetrical constraint extraction method based on graph isomorphism
Pretreatment method for load base material used for preparing load type photocatalyst
Integrated circuit layout plan and buffer plan integrated layout method
Method for improving loading efficiency of container based on minimum freedom degree poriority principle
Rectangular steiner tree method of super large size integrated circuit avoiding barrier
Non-linear planning layout method based minimum degree of freedom priority principle
Integrated circuit power supply network transient analytical solving method based on multi-layer equivalent circuit model
Large-scale hybrid mode layout method based on virtual module
Time delay driving method of right angle Steiner tree under obstruction when making loose routing for standard units
High speed high precision transient simulation method able to process tree net hybrid power supply structure in VLSI
Generally distributing method of standant unit for eliminating crosstalk caused by coupling inductance
High temperature resistant magnetic carrier, its preparation process and application
Synthesis method of boron-doped nanometer oxide and use thereof
Crosstalk eliminating loose routing method based on power/ground grid and row alignment
Transient state analyzing method for hierarchy power supply / earth cord network based on loose operations
Standard unit overall wiring method of multi-terminal network plug-in buffer optimizing delay
Automatic wiring method of analog integrated circuit based on multiple step length labyrinth algorithm
Fast method for analyzing IC wiring possibility
Vascular stent and its preparation method



News & Events More>>

Last Update  
2008-4-17
  Selected patents owned by Tsinghua University filed in 2005 are loaded.
2008-3-31
  Selected patents owned by Tsinghua University filed in 2006 and 2007 are load.







Copyright 2008-2015 All Rights Reserved Patent License of China.      Designed by Easygo