AES encrypted circuit structure for data stream executed in desequencing
Title：
AES encrypted circuit structure for data stream executed in desequencing
Application Number：
 200510086919
Application Date：
 2005/11/18
Announcement Date：
 2006/04/19
Pub. Date：
Publication Number：
 1761185
Announcement Number：
Grant Date：
Granted Pub. Date：
ApplicationType：
 Invention
State/Country：
 11[China|beijing]
IPC：
 H04L 9/06
Applicant(s)：
 Tsinghua Univ.
Inventor(s)：
 Sun Yihe, Li Xiangyu
Key Words：
 desequencing, data stream, AES encrypted, circuit structure
Abstract：
 Structure of Rijindael encrypted circuit of executing in desequencing belongs to cipher IC in area of resisting analytical attack of difference power consumption. Circuit structure integrated in a chip contains the input part and the output part to accomplish expansion and expansion loop of cryptographic-key including channel switch unit, registers of initial cryptographic-key, AK temporary storage unit of arithmetic unit for expansion of cryptographic-key, and matching check unit. Circle transforming loop for converting circled cryptographic-key includes switch unit for circled updating channel, AddKey arithmetic unit, EU arithmetic unit, AK temporary storage unit and relevant check unit. Using bit-by-bit hybrid operation, row shift operation, circled iterated operation etc for circled cryptographic-key and information of state obtains cipher text, which is output through output part. The invention lowers 66£¥ difference power consumption so as to raise difficulty of attack.
Claim：
Priority：
PCT：
LegalStatus：

Recommend this patent:
1 2 3 4 5
Average ( 0 votes):
                                                                          Recommended Patents>>

Relevancy information



Other Patents of Same Inventor

Montgomery analog multiplication algorithm for VLSI and VLSI structure of intelligenjt card analog multiplier
2D scan tree structure for measurable scan design of low-power integrated circuits
Carry generating circuit for CMOS power-consumption balance delay-sensitive less adder
Low power consumption and low clock swing range D trigger based on C2MOS and sensitive amplifier structure
Low power consumption clock swing range D trigger
Low-voltage and low-power dissipation pseudo-two stage Class-AB OTA structure
Transient current measuring method and system for IC chip
Full complementary MOS exhaustion region condenser network aimed at low voltage application
Code decode apparatus for video standard application



News & Events More>>

Last Update  
2008-4-17
  Selected patents owned by Tsinghua University filed in 2005 are loaded.
2008-3-31
  Selected patents owned by Tsinghua University filed in 2006 and 2007 are load.







Copyright 2008-2015 All Rights Reserved Patent License of China.      Designed by Easygo