Low-voltage and low-power dissipation pseudo-two stage Class-AB OTA structure
Title：
Low-voltage and low-power dissipation pseudo-two stage Class-AB OTA structure
Application Number：
 200710118647
Application Date：
 2007/07/11
Announcement Date：
 2008/01/02
Pub. Date：
Publication Number：
 101098123
Announcement Number：
Grant Date：
Granted Pub. Date：
ApplicationType：
 Invention
State/Country：
 11[China|beijing]
IPC：
 H03F 1/02
Applicant(s)：
 Tsinghua University
Inventor(s)：
 Sun Yihe, Yin Shujuan
Key Words：
 Low-voltage, low-power dissipation, pseudo-two stage, Class-AB OTA structure
Abstract：
 The invention relates to a low-voltage low-power-consumption false two-stage Class-AB OTA structure, belonging to low-voltage low-power-consumption calculation amplifier technical field, as one current mirror Class-AB output stage of calculation amplifier in alternative control, which is composed of an alternative control input stage, a Class-AB output stage, a bias output stage, and a frequency compensation portion. The invention uses false two-stage Class-AB structure, and accurately controls tail current source and bias current to increase open-loop direct-current increment without changing the size of input transistor. The invention can realize high-increment high-bandwidth output amplitude design used in switch capacitor, at low-voltage low-power-consumption system. The current mirror Class-AB output stage can reduce circuit power consumption as well as increase output amplitude. The bias circuit can increase the power supply restrain ratio of circuit. And the invention uses dual-input alternative control to process frequency compensation, improve circuit stability, and reduce the value of compensation capacitor.
Claim：
Priority：
PCT：
LegalStatus：

Recommend this patent:
1 2 3 4 5
Average ( 0 votes):
                                                                          Recommended Patents>>

Relevancy information



Other Patents of Same Inventor

Montgomery analog multiplication algorithm for VLSI and VLSI structure of intelligenjt card analog multiplier
2D scan tree structure for measurable scan design of low-power integrated circuits
Carry generating circuit for CMOS power-consumption balance delay-sensitive less adder
AES encrypted circuit structure for data stream executed in desequencing
Low power consumption and low clock swing range D trigger based on C2MOS and sensitive amplifier structure
Low power consumption clock swing range D trigger
Transient current measuring method and system for IC chip
Full complementary MOS exhaustion region condenser network aimed at low voltage application
Code decode apparatus for video standard application



News & Events More>>

Last Update  
2008-4-17
  Selected patents owned by Tsinghua University filed in 2005 are loaded.
2008-3-31
  Selected patents owned by Tsinghua University filed in 2006 and 2007 are load.







Copyright 2008-2015 All Rights Reserved Patent License of China.      Designed by Easygo