Large-scale hybrid mode layout method based on virtual module
Title：
Large-scale hybrid mode layout method based on virtual module
Application Number：
 200310113530
Application Date：
 2003/11/14
Announcement Date：
 2004/11/10
Pub. Date：
 2006/06/07
Publication Number：
 1545049
Announcement Number：
 1258729
Grant Date：
 2006-6-7
Granted Pub. Date：
 2006-6-7
ApplicationType：
 Invention
State/Country：
 11[China|beijing]
IPC：
 G06F 17/50
Applicant(s)：
 Tsinghua University
Inventor(s)：
 Hong Xianlong, Cai Yici, Yang Changqi
Key Words：
 hybrid mode, layout method, virtual module
Abstract：
 The invention is a large-scale virtual module-based mixed mode layout method, belonging to the IC computer aided design field, and its character: it stratifies the whole circuit on the basis of a 'virtual module' concept to reduce the scale of the problem, and at the same time organically integrates the planning technique of processing virtual and macro modules and the layout technique of processing standard units, so as to ensure the whole layout system can achieve excellent layout effect with a reasonable time. In turn, the whole course is divided into partitioning, planning, and general and detailed layout based on secondary layout. In comparison with the common secondary layout, improving effect of line length can reach 40% above maximumly.
Claim：
Priority：
PCT：
LegalStatus：

Recommend this patent:
1 2 3 4 5
Average ( 0 votes):
                                                                          Recommended Patents>>

Relevancy information



Other Patents of Same Inventor

Over-all wiring method for standard units based on optimized time delay and key network techniques
Integrated circuit macro-module layout design based on module deformation and placement method
Integrated wiring method of standard units with carrying optimization of time delay based on considering coupling effect
Steiner tree method for O (nlogn) under 4-geometry
Right angle wiring tree method for wire length optimized obstacle passing
Analog circuit layout oriented symmetrical constraint extraction method based on graph isomorphism
Integrated circuit layout plan and buffer plan integrated layout method
Method for improving loading efficiency of container based on minimum freedom degree poriority principle
Rectangular steiner tree method of super large size integrated circuit avoiding barrier
Integrated circuit power supply network transient analytical solving method based on multi-layer equivalent circuit model
Time delay driving method of right angle Steiner tree under obstruction when making loose routing for standard units
High speed high precision transient simulation method able to process tree net hybrid power supply structure in VLSI
Generally distributing method of standant unit for eliminating crosstalk caused by coupling inductance
Integrated circuit module level distributing method based on module deformation and probability local search
Crosstalk eliminating loose routing method based on power/ground grid and row alignment
Transient state analyzing method for hierarchy power supply / earth cord network based on loose operations
Standard unit overall wiring method of multi-terminal network plug-in buffer optimizing delay
Automatic wiring method of analog integrated circuit based on multiple step length labyrinth algorithm
Fast method for analyzing IC wiring possibility



News & Events More>>

Last Update  
2008-4-17
  Selected patents owned by Tsinghua University filed in 2005 are loaded.
2008-3-31
  Selected patents owned by Tsinghua University filed in 2006 and 2007 are load.







Copyright 2008-2015 All Rights Reserved Patent License of China.      Designed by Easygo