Crosstalk eliminating loose routing method based on power/ground grid and row alignment
Title：
Crosstalk eliminating loose routing method based on power/ground grid and row alignment
Application Number：
 200510086339
Application Date：
 2005/09/02
Announcement Date：
 2006/02/08
Pub. Date：
Publication Number：
 1731406
Announcement Number：
Grant Date：
Granted Pub. Date：
ApplicationType：
 Invention
State/Country：
 11[China|beijing]
IPC：
 G06F 17/50
Applicant(s)：
 Tsinghua University
Inventor(s)：
 Hong Xianlong, Jing Tong, Liang Jinghong
Key Words：
 power/ground grid, row alignment, crosstalk eliminating loose, routing method
Abstract：
 The invention relates to a computer assistant design of the standard unit drawing, which is characterized in that it first uses the current technology to generate the initial value of the drawing and considers the spending function of the inductance interference control, then it uses iterate drawing to eliminate the crossfire; it then expounds a new spending function referent to the spending function to obtain a final value of the block line distribution which considers line justify and inconsistency griddling at the same time.
Claim：
Priority：
PCT：
LegalStatus：

Recommend this patent:
1 2 3 4 5
Average ( 0 votes):
                                                                          Recommended Patents>>

Relevancy information



Other Patents of Same Inventor

Over-all wiring method for standard units based on optimized time delay and key network techniques
Integrated circuit macro-module layout design based on module deformation and placement method
Integrated wiring method of standard units with carrying optimization of time delay based on considering coupling effect
Self-adapting attack method for discrete cosine transform domain digital watermarking system
Steiner tree method for O (nlogn) under 4-geometry
Right angle wiring tree method for wire length optimized obstacle passing
Analog circuit layout oriented symmetrical constraint extraction method based on graph isomorphism
Integrated circuit layout plan and buffer plan integrated layout method
Method for improving loading efficiency of container based on minimum freedom degree poriority principle
Rectangular steiner tree method of super large size integrated circuit avoiding barrier
Integrated circuit power supply network transient analytical solving method based on multi-layer equivalent circuit model
Large-scale hybrid mode layout method based on virtual module
Time delay driving method of right angle Steiner tree under obstruction when making loose routing for standard units
High speed high precision transient simulation method able to process tree net hybrid power supply structure in VLSI
Generally distributing method of standant unit for eliminating crosstalk caused by coupling inductance
Integrated circuit module level distributing method based on module deformation and probability local search
Transient state analyzing method for hierarchy power supply / earth cord network based on loose operations
Standard unit overall wiring method of multi-terminal network plug-in buffer optimizing delay
Automatic wiring method of analog integrated circuit based on multiple step length labyrinth algorithm
Fast method for analyzing IC wiring possibility



News & Events More>>

Last Update  
2008-4-17
  Selected patents owned by Tsinghua University filed in 2005 are loaded.
2008-3-31
  Selected patents owned by Tsinghua University filed in 2006 and 2007 are load.







Copyright 2008-2015 All Rights Reserved Patent License of China.      Designed by Easygo