High speed high precision transient simulation method able to process tree net hybrid power supply structure in VLSI
Title：
High speed high precision transient simulation method able to process tree net hybrid power supply structure in VLSI
Application Number：
 200410003460
Application Date：
 2004/03/26
Announcement Date：
 2005/01/12
Pub. Date：
 2006/09/13
Publication Number：
 1564321
Announcement Number：
 1275318
Grant Date：
 2006-9-13
Granted Pub. Date：
 2006-9-13
ApplicationType：
 Invention
State/Country：
 11[China|beijing]
IPC：
 H01L 21/82, G06F 17/50
Applicant(s)：
 Tsinghua Univ.
Inventor(s)：
 Hong Xianlong, Cai Yizi, Shi Jin
Key Words：
 High speed high precision, transient simulation, tree net, hybrid power supply structure, VLSI
Abstract：
 The method is capable of carrying out transient state emulation for hybrid power supply network by mixing tree and network in any proportion quickly. Comparing with general emulation method, the invention can treat irregular topological structure and multiple power supply source, considering input of resistance, capacitance, and inductance as stray parameter so as to provide high precision of emulation. Pretreatment technique and quick argument elimination technique based on incomplete Cholesky decomposition is adopted in the invention. Advantages are: raising efficiency greatly, high precision of emulation and stability of data, emulation of network of power source/ground wires in large scale independent on topology. The invention is also applicable to passive clock line, bus and signal network in IC.
Claim：
Priority：
PCT：
LegalStatus：

Recommend this patent:
1 2 3 4 5
Average ( 0 votes):
                                                                          Recommended Patents>>

Relevancy information



Other Patents of Same Inventor

Over-all wiring method for standard units based on optimized time delay and key network techniques
Luminous gas-sensitive sensor based on nanomaterial and process for film-forming of nanomaterial
Integrated circuit macro-module layout design based on module deformation and placement method
Integrated wiring method of standard units with carrying optimization of time delay based on considering coupling effect
Steiner tree method for O (nlogn) under 4-geometry
Right angle wiring tree method for wire length optimized obstacle passing
Analog circuit layout oriented symmetrical constraint extraction method based on graph isomorphism
Integrated circuit layout plan and buffer plan integrated layout method
Method for improving loading efficiency of container based on minimum freedom degree poriority principle
Rectangular steiner tree method of super large size integrated circuit avoiding barrier
Integrated circuit power supply network transient analytical solving method based on multi-layer equivalent circuit model
Large-scale hybrid mode layout method based on virtual module
Time delay driving method of right angle Steiner tree under obstruction when making loose routing for standard units
Generally distributing method of standant unit for eliminating crosstalk caused by coupling inductance
Integrated circuit module level distributing method based on module deformation and probability local search
Crosstalk eliminating loose routing method based on power/ground grid and row alignment
Transient state analyzing method for hierarchy power supply / earth cord network based on loose operations
Standard unit overall wiring method of multi-terminal network plug-in buffer optimizing delay
Automatic wiring method of analog integrated circuit based on multiple step length labyrinth algorithm
Fast method for analyzing IC wiring possibility



News & Events More>>

Last Update  
2008-4-17
  Selected patents owned by Tsinghua University filed in 2005 are loaded.
2008-3-31
  Selected patents owned by Tsinghua University filed in 2006 and 2007 are load.







Copyright 2008-2015 All Rights Reserved Patent License of China.      Designed by Easygo