Generally distributing method of standant unit for eliminating crosstalk caused by coupling inductance
Title:
Generally distributing method of standant unit for eliminating crosstalk caused by coupling inductance
Application Number:
200410009030
Application Date:
2004/04/20
Announcement Date:
2005/01/12
Pub. Date:
2006/08/23
Publication Number:
1564164
Announcement Number:
1271553
Grant Date:
2006-8-23
Granted Pub. Date:
2006-8-23
ApplicationType:
Invention
State/Country:
11[China|beijing]
IPC:
G06F 17/50
Applicant(s):
Tsinghua Univ.
Inventor(s):
Hong Xianlong, Jing Tong, Zhang Ling
Key Words:
Generally distributing method, standant unit, eliminate, crosstalk, coupling inductance
Abstract:
The invention belongs to normal element IC CAD technical field. Based on initial solution of loose routing obtained from optimization of wiring squash and circuit time delay, the method carries out cross talk elimination according to cross talk restriction setup by user. In eliminating cross talk, through conventional distributing cross talk restriction, the method eliminates cross talk on each GRG edge by using prohibition-searching method. Specifically, based on constructed cost function as judging criterion, from current solution as starting point, the method searches rightful candidate solution set in neighborhood by carrying iteration till specified time of iteration, further optimization is carried out. The method obtains result of insertion number of shielded line near to number obtained from simulated annealing method, but, shortening execution time greatly and reducing half line increment.
Claim:
Priority:
PCT:
LegalStatus:

Recommend this patent:
1 2 3 4 5
Average ( 0 votes):
                                                                          Recommended Patents>>

Relevancy information



Other Patents of Same Inventor

Over-all wiring method for standard units based on optimized time delay and key network techniques
Integrated circuit macro-module layout design based on module deformation and placement method
Integrated wiring method of standard units with carrying optimization of time delay based on considering coupling effect
Steiner tree method for O (nlogn) under 4-geometry
Right angle wiring tree method for wire length optimized obstacle passing
Analog circuit layout oriented symmetrical constraint extraction method based on graph isomorphism
Integrated circuit layout plan and buffer plan integrated layout method
Method for improving loading efficiency of container based on minimum freedom degree poriority principle
Rectangular steiner tree method of super large size integrated circuit avoiding barrier
Integrated circuit power supply network transient analytical solving method based on multi-layer equivalent circuit model
Large-scale hybrid mode layout method based on virtual module
Time delay driving method of right angle Steiner tree under obstruction when making loose routing for standard units
High speed high precision transient simulation method able to process tree net hybrid power supply structure in VLSI
Integrated circuit module level distributing method based on module deformation and probability local search
Computing method for searching transcriptional factor for regulating and controlling a group of relative genes
Crosstalk eliminating loose routing method based on power/ground grid and row alignment
Transient state analyzing method for hierarchy power supply / earth cord network based on loose operations
Standard unit overall wiring method of multi-terminal network plug-in buffer optimizing delay
Automatic wiring method of analog integrated circuit based on multiple step length labyrinth algorithm
Fast method for analyzing IC wiring possibility



News & Events More>>

Last Update  
2008-4-17
  Selected patents owned by Tsinghua University filed in 2005 are loaded.
2008-3-31
  Selected patents owned by Tsinghua University filed in 2006 and 2007 are load.







Copyright 2008-2015 All Rights Reserved Patent License of China.      Designed by Easygo